Example Image´ó·¢28

ÔÚÕâÀï¸æËßÎÒÃÇÄúµÄÐèÇó°É

ÎÒÃÇ¿ÉÒÔ¸ü¿ìµÄÏàʶÄúµÄÐèÇó
ÆóÒµÈ˲ÅÕÐÆ¸ÐèÇó·´Ïì

È˲ÅÐèÇó


ÁªÏµÈË&ÁªÏµ·½·¨


ÔÚÕâÀï¸æËßÎÒÃÇÄúµÄÐèÇó°É

ÎÒÃÇ¿ÉÒÔ¸ü¿ìµÄÏàʶÄúµÄÐèÇó
ÆóÒµÍÅÅà±íµ¥
´ó·¢28¡¤(ÖйúÓÎ)¹Ù·½ÍøÕ¾

FPGA¹¤³ÌÊ¦ÆÆ½ç֮·£º´Ó¼¼ÊõÉî¸ûµ½¼ÛÖµ´´Á¢µÄ½ø½×Ö®µÀ

FPGA¹¤³ÌÊ¦ÆÆ½ç֮·£º´Ó¼¼ÊõÉî¸ûµ½¼ÛÖµ´´Á¢µÄ½ø½×Ö®µÀ

ÔÚÊý×Ö¼¯´ó·¢28·ÓëǶÈëʽϵͳ¿ìËÙµü´úµÄÀ˳±ÖУ¬£¬£¬£¬£¬£¬FPGA£¨ÏÖ³¡¿É±à³ÌÃÅÕóÁУ©ÒÔÆä²¢ÐÐÅÌËãÓÅÊÆ¡¢Ó²¼þ¿É±à³ÌÌØÕ÷ºÍÎÞаÊÊÅäÄÜÁ¦£¬£¬£¬£¬£¬£¬³ÉΪͨѶ¡¢È˹¤ÖÇÄÜ¡¢¹¤Òµ¿ØÖƵȽ¹µãÁìÓòµÄÒªº¦Ö§³Ö¼¼Êõ¡£¡£¡£´ó·¢28¹úоʼÖÕÖÂÁ¦ÓÚ×÷Óý¾ß±¸½¹µã¼¼Êõ¾ºÕùÁ¦µÄFPGA¹¤³Ìʦ£¬£¬£¬£¬£¬£¬ÏÖÁ¬ÏµÐÐҵʵ¼ùÓë¼¼ÊõÑݽø¼ÍÂÉ£¬£¬£¬£¬£¬£¬ÖذõÍÆ³ö¡¸FPGA¹¤³ÌÊ¦ÆÆ½ç֮·¡¹Éú³¤ÏµÍ³£¬£¬£¬£¬£¬£¬´Ó»ù´¡³Áµíµ½¼¼ÊõÍ»ÆÆ£¬£¬£¬£¬£¬£¬´ÓÈÚºÏÁ¢Òìµ½¼ÛÖµÂ䵨£¬£¬£¬£¬£¬£¬Îª¹¤³Ìʦ¹¹½¨Ò»Ìõϵͳ»¯¡¢×¨Òµ»¯µÄÖ°Òµ½ø½×·¾¶¡£¡£¡£

FPGA chip with parallel computing architecture
Engineer working on FPGA development board
High-speed interface design with PCIe and Ethernet

Ò»¡¢Öþ»ù£ºº»Êµ½¹µã½Ó¿Ú¼¼Êõ£¬£¬£¬£¬£¬£¬ÖþÀÎÉú³¤»ù±¾

¡ª¡ª¼¼Êõ´óÏõĻùʯ£¬£¬£¬£¬£¬£¬Ê¼ÓÚÿһ¸ö½Ó¿ÚµÄ¾«×¼ÕÆ¿Ø

FPGA¹¤³ÌʦµÄÉú³¤£¬£¬£¬£¬£¬£¬Ê×ÏÈʼÓڶԵײã½Ó¿Ú¼¼ÊõµÄÉî¶È³Áµí¡£¡£¡£±¾½×¶Î¾Û½¹¡¸Èý¸ÙÒª½Ó¿Ú¡¹½¹µãÄÜÁ¦½¨É裬£¬£¬£¬£¬£¬Í¨¹ýÓ²¼þ½Ó¿Ú¡¢Í¨Ñ¶Ð­Òé¡¢µ×²ãÇý¶¯µÄȫά¶ÈѵÁ·£¬£¬£¬£¬£¬£¬¹¹½¨¹¤³ÌʦµÄ¼¼Êõ»¤³ÇºÓ¡£¡£¡£

1.1 Èý¸ÙÒª½Ó¿Ú¼¼ÊõÆÊÎö

  • Ó²¼þ½Ó¿Ú¿ª·¢£ºÐÑÄ¿FPGAÓëÍⲿװ±¸µÄÎïÀí²ãÅþÁ¬£¬£¬£¬£¬£¬£¬°üÀ¨¸ßËÙGPIO¡¢LVDS¡¢PCIe¡¢EthernetµÈ½Ó¿ÚµÄʱÐòÔ¼ÊøÉè¼Æ¡¢ÐźÅÍêÕûÐÔÆÊÎö£¨SI£©¼°°å¼¶ÑéÖ¤£¬£¬£¬£¬£¬£¬È·±£Ó²¼þÁ´Â·µÄÎȹ̿ɿ¿¡£¡£¡£
  • ͨѶЭÒéʵÏÖ£ºÉîÈëÕÆÎÕSPI¡¢I2C¡¢UART¡¢CAN¡¢USBµÈͨÓÃЭÒ飬£¬£¬£¬£¬£¬ÒÔ¼°DDR¡¢SATA¡¢EtherCATµÈ¸ßËÙЭÒéµÄFPGAÂß¼­ÊµÏÖ£¬£¬£¬£¬£¬£¬Ã÷ȷЭÒé״̬»úÉè¼ÆÓëÊý¾Ý½»»¥»úÖÆ¡£¡£¡£
  • µ×²ãÇý¶¯¿ª·¢£ºÊµÏÖFPGAÓëǶÈëʽ´¦Öóͷ£Æ÷£¨ÈçARM¡¢RISC-V£©µÄÇý¶¯ÊÊÅ䣬£¬£¬£¬£¬£¬Íê³É¼Ä´æÆ÷ÉèÖá¢ÖÐÖ¹´¦Öóͷ£¡¢DMAÊý¾Ý´«ÊäµÈµ×²ãÂß¼­¿ª·¢£¬£¬£¬£¬£¬£¬ÂòͨӲ¼þÓëÈí¼þЭͬµÄÒªº¦Á´Â·¡£¡£¡£

1.2 ʵ¼ù·¾¶£º´ÓÀíÂÛµ½¹¤³ÌÂ䵨

ͨ¹ý¡¸ÀíÂÛѧϰ-·ÂÕæÑéÖ¤-°å¼¶µ÷ÊÔ¡¹µÄ±Õ»·ÑµÁ·£¬£¬£¬£¬£¬£¬¹¤³ÌʦÐè×ÔÁ¦Íê³ÉÖÁÉÙ3¸öÒÔÉϽӿÚÄ£¿£¿£¿ £¿éµÄÈ«Á÷³Ì¿ª·¢£¨Èç»ùÓÚXilinx KintexϵÁÐʵÏÖPCIe 3.0½Ó¿ÚÉè¼Æ£¬£¬£¬£¬£¬£¬»ò»ùÓÚAltera CycloneϵÁÐÍê³ÉǧÕ×ÒÔÌ«ÍøÊý¾Ý´«Ê䣩£¬£¬£¬£¬£¬£¬²¢Í¨¹ýʱÐòÊÕÁ²¡¢¹¦ºÄÓÅ»¯µÈ¹¤³Ìʵ¼ù£¬£¬£¬£¬£¬£¬½«ÀíÂÛ֪ʶת»¯Îª¿É¸´Óõļ¼ÊõÄ£¿£¿£¿ £¿é¡£¡£¡£

1.3 Ö°Òµ¼ÛÖµ£º¹¹½¨¼¼Êõ¾ºÕùÁ¦µÄ»ùʯ

ÔúʵµÄ½Ó¿Ú¼¼Êõ³Áµí£¬£¬£¬£¬£¬£¬ÊÇFPGA¹¤³ÌʦӦ¶ÔÖØ´ó¹¤³ÌÎÊÌâµÄ¡¸»ù±¾¹¦¡¹¡£¡£¡£´ó·¢28¹úоÔڸý׶ÎΪ¹¤³ÌʦÌṩÁýÕÖÖ÷Á÷FPGAоƬ£¨Xilinx/Altera/Lattice£©µÄ¿ª·¢ÇéÐÎÓëÏîÄ¿×ÊÔ´£¬£¬£¬£¬£¬£¬×ÊÖú¹¤³ÌʦÐγɱê×¼»¯¡¢Ä£¿£¿£¿ £¿é»¯µÄÉè¼ÆÍ·ÄÔ£¬£¬£¬£¬£¬£¬ÎªºóÐø¼¼Êõ½ø½×µÓÚ¨²»¿ÉÌæ»»µÄµ×²ãÄÜÁ¦¡£¡£¡£

Communication protocol state machine diagram
FPGA and embedded processor integration
Engineer performing board-level debugging

¶þ¡¢ÆÆ½ç£º¹¥¿Ë½ø½×¼¼Êõ±ÚÀÝ£¬£¬£¬£¬£¬£¬ÊµÏÖÄÜÁ¦Ô¾Éý

¡ª¡ªÍ»ÆÆ¼¼Êõ½çÏߣ¬£¬£¬£¬£¬£¬´Ó¡¸»áÓá¹µ½¡¸ÐÑÄ¿¡¹µÄÒªº¦Ò»Ô¾

µ±»ù´¡½Ó¿Ú¼¼ÊõµÖ´ïÊìÁ·Ó¦ÓÃˮƽºó£¬£¬£¬£¬£¬£¬¹¤³ÌʦÐèÏò¸ü¸ß½×µÄ¼¼ÊõÁìÓòÌᳫ¹¥»÷¡£¡£¡£±¾½×¶Î¾Û½¹¡¸Èý´ó½ø½×¼¼Êõ¡¹£¬£¬£¬£¬£¬£¬Í¨¹ý¸ßËÙÐźŴ¦Öóͷ£¡¢²¢ÐÐÅÌËã¼Ü¹¹¡¢µÍ¹¦ºÄÉè¼ÆµÄÉî¶È¹¥¼á£¬£¬£¬£¬£¬£¬ÊµÏÖ´Ó¡¸¼¼ÊõÖ´ÐÐÕß¡¹µ½¡¸ÎÊÌâ½â¾öÕß¡¹µÄ½Çɫת±ä¡£¡£¡£

2.1 Èý´ó½ø½×¼¼ÊõÉî¶ÈÆÊÎö

  • ¸ßËÙÐźŴ¦Öóͷ££ºÕë¶Ô10GbpsÒÔÉϸßËÙ½Ó¿Ú£¨ÈçSerDes¡¢DDR4/DDR5¡¢CPRI£©£¬£¬£¬£¬£¬£¬ÕÆÎÕÐźÅÍêÕûÐÔ£¨SI£©¡¢µçÔ´ÍêÕûÐÔ£¨PI£©ÆÊÎöÒªÁ죬£¬£¬£¬£¬£¬Í¨¹ýÔ¤¼ÓÖØ¡¢Æ½ºâ¡¢Ê±ÖÓÊý¾Ý»Ö¸´£¨CDR£©µÈ¼¼Êõ£¬£¬£¬£¬£¬£¬½â¾ö¸ßËÙÊý¾Ý´«ÊäÖеIJü¶¶¡¢ÔëÉùÓë´®ÈÅÎÊÌ⣬£¬£¬£¬£¬£¬Ö§³Ö5GͨѶ¡¢À×´ïÐźŴ¦Öóͷ£µÈ¸ß¶ËÓ¦Óᣡ£¡£
  • ²¢ÐÐÅÌËã¼Ü¹¹£º»ùÓÚFPGAµÄ²¢ÐÐÂß¼­ÌØÕ÷£¬£¬£¬£¬£¬£¬Éè¼ÆÃæÏòÌØ¶¨³¡¾°µÄÅÌËã¼ÓËټܹ¹£¬£¬£¬£¬£¬£¬Èç¾í»ýÉñ¾­ÍøÂ磨CNN£©µÄFPGA¼ÓËÙÒýÇæ¡¢FFT/IFFT²¢ÐÐÅÌËãÄ£¿£¿£¿ £¿é¡¢Êý×ÖÐźŴ¦Öóͷ££¨DSP£©Ëã·¨µÄÓ²¼þ»¯ÊµÏÖ£¬£¬£¬£¬£¬£¬Í¨¹ý×ÊÔ´ÓÅ»¯£¨LUT/BRAM/DSP48£©ÓëÁ÷Ë®ÏßÉè¼Æ£¬£¬£¬£¬£¬£¬×î´ó»¯ËãÁ¦Ð§ÂÊ¡£¡£¡£
  • µÍ¹¦ºÄÉè¼Æ£ºÔÚ¹¤Òµ¿ØÖÆ¡¢ÐÂÄÜÔ´µÈµÍ¹¦ºÄ³¡¾°ÖУ¬£¬£¬£¬£¬£¬Í¨¹ý¶¯Ì¬µçѹƵÂʵ÷Àí£¨DVFS£©¡¢Ê±ÖÓÃſأ¨Clock Gating£©¡¢µçÔ´¹Ø¶Ï£¨Power Gating£©µÈ¼¼Êõ£¬£¬£¬£¬£¬£¬Á¬Ïµ¹¤¾ßÁ´¹¦ºÄÆÊÎö£¨ÈçXilinx Power Estimator£©£¬£¬£¬£¬£¬£¬ÊµÏÖFPGAÉè¼ÆµÄ¹¦ºÄÓÅ»¯£¬£¬£¬£¬£¬£¬Öª×ãǶÈëʽϵͳµÄÄÜЧÐèÇ󡣡£¡£

2.2 ¼¼ÊõÍ»ÆÆµÄÒªº¦Â·¾¶

´ó·¢28¹úоͨ¹ý¡¸ÏîÄ¿ÖÆÊµÕ½+µ¼Ê¦ÖÆÏòµ¼¡¹Ä£Ê½£¬£¬£¬£¬£¬£¬Ö¸µ¼¹¤³Ìʦ¼ÓÈëÕæÊµ³¡¾°ÏîÄ¿£¨ÈçÎÀÐÇÍ¨Ñ¶ÔØºÉFPGAÉè¼Æ¡¢AI±ßÑØÅÌËã¼ÓËÙ¿¨¿ª·¢£©£¬£¬£¬£¬£¬£¬ÔÚʵ¼ùÖÐÕÆÎÕ½ø½×¼¼ÊõµÄ½¹µãÄѵã¡£¡£¡£ÀýÈ磬£¬£¬£¬£¬£¬ÔÚijÀ×´ïÐźŴ¦Öóͷ£ÏîÄ¿ÖУ¬£¬£¬£¬£¬£¬¹¤³ÌʦÐè×ÔÁ¦Íê³É16ͨµÀ¸ßËÙADÊý¾ÝÊÕÂÞ£¨²ÉÑùÂÊ1GSps£©¡¢»ùÓÚFPGAµÄʵʱFFTƵÆ×ÆÊÎöÓëÄ¿µÄ¼ì²âËã·¨¼ÓËÙ£¬£¬£¬£¬£¬£¬È«³Ì¹á´®¸ßËÙÐźŴ¦Öóͷ£Óë²¢Ðмܹ¹Éè¼ÆÄÜÁ¦µÄÄ¥Á¶¡£¡£¡£

2.3 Ö°Òµ¼ÛÖµ£º´òÔì²»¿ÉÌæ»»µÄ¼¼Êõ±êÇ©

Í»ÆÆ½ø½×¼¼Êõ±ÚÀݵŤ³Ìʦ£¬£¬£¬£¬£¬£¬½«¾ß±¸½â¾öÐÐÒµ¡¸¿¨²±×Ó¡¹ÎÊÌâµÄDZÁ¦¡£¡£¡£´ó·¢28¹úоÊý¾ÝÏÔʾ£¬£¬£¬£¬£¬£¬ÕÆÎÕ¸ßËÙÐźŴ¦Öóͷ£Óë²¢ÐÐÅÌËãµÄFPGA¹¤³Ìʦ£¬£¬£¬£¬£¬£¬ÔÚͨѶװ±¸¡¢º½¿Õº½ÌìµÈÁìÓòµÄн×ÊÒç¼Û¿É´ï30%ÒÔÉÏ£¬£¬£¬£¬£¬£¬ÇÒ³ÉΪÆóÒµ½¹µãÏîÄ¿µÄ¡¸¼¼Êõ½¹µã¡¹´¢±¸È˲Å¡£¡£¡£

High-speed SerDes signal integrity analysis
Parallel computing architecture for CNN acceleration
Low-power FPGA design with DVFS techniques

Èý¡¢ÈÚ´´£ºÕûºÏ¿çÓò¼¼ÊõÄÜÁ¦£¬£¬£¬£¬£¬£¬Çý¶¯Á¢Òìʵ¼ù

¡ª¡ª¼¼ÊõµÄ×îÖÕ¼ÛÖµ£¬£¬£¬£¬£¬£¬ÔÚÓÚÈÚºÏÓëÁ¢ÒìµÄÎÞÏÞ¿ÉÄÜ

¼òµ¥¼¼ÊõµÄÐÑÄ¿ÒÑÎÞ·¨Öª×ãÖØ´óϵͳµÄÐèÇ󣬣¬£¬£¬£¬£¬¡¸ÈÚ´´¡¹½×¶ÎÇ¿µ÷¡¸¼¼ÊõÈÚºÏ+ʵսÁ¢Ò졹£¬£¬£¬£¬£¬£¬Í¨¹ý¶àÁìÓò¼¼ÊõµÄ½»Ö¯¸³ÄÜ£¬£¬£¬£¬£¬£¬×÷Óý¹¤³ÌʦµÄϵͳ¼¶Í·ÄÔÓëÁ¢ÒìÂ䵨ÄÜÁ¦¡£¡£¡£

3.1 ¼¼ÊõÈںϵĽ¹µã³¡¾°

  • ¶àÄ£¿£¿£¿ £¿éЭͬÉè¼Æ£º½«½Ó¿Ú¼¼Êõ¡¢¸ßËÙÐźŴ¦Öóͷ£¡¢²¢ÐÐÅÌËãµÈÄ£¿£¿£¿ £¿éÕûºÏΪÍêÕûϵͳ£¬£¬£¬£¬£¬£¬Èç¹¹½¨¡¸´«¸ÐÆ÷Êý¾ÝÊÕÂÞ-¸ßËÙ´«Êä-FPGA¼ÓËÙ´¦Öóͷ£-ǶÈëʽ¿ØÖÆ¡¹µÄ¶Ëµ½¶Ë½â¾ö¼Æ»®£¬£¬£¬£¬£¬£¬½â¾ö¿çÄ£¿£¿£¿ £¿éʱÐòͬ²½¡¢Êý¾Ý½»»¥Ð­Òé±ê×¼»¯µÈÎÊÌâ¡£¡£¡£
  • ¿çÁìÓò¼¼ÊõÈںϣºÁ¬ÏµAIËã·¨£¨Èç»úеѧϰģ×ÓÁ¿»¯£©¡¢Ç¶ÈëʽÈí¼þ£¨LinuxÇý¶¯¿ª·¢£©¡¢¹¤Òµ×ÜÏߣ¨Profinet/EtherCAT£©µÈ¿çѧ¿ÆÖªÊ¶£¬£¬£¬£¬£¬£¬¿ª·¢Á¢ÒìÐÔ²úÆ·£¬£¬£¬£¬£¬£¬ÀýÈ磺»ùÓÚFPGAµÄ¹¤ÒµÊÓ¾õ¼ì²âϵͳ£¨ÈÚºÏͼÏñ´¦Öóͷ£Ëã·¨Óë¸ßËÙCamera Link½Ó¿Ú£©¡¢±ßÑØÅÌËãÍø¹Ø£¨¼¯³É5GͨѶÓëAIÍÆÀí¼ÓËÙ£©¡£¡£¡£
  • ϵͳ¼¶ÑéÖ¤ÓëÓÅ»¯£ºÍ¨¹ýFPGAÔ­ÐÍÑéÖ¤£¨Prototyping£©£¬£¬£¬£¬£¬£¬ÎªASICÉè¼ÆÌṩǰÆÚ¹¦Ð§Ñé֤ƽ̨£¬£¬£¬£¬£¬£¬»òÕë¶Ô´ó¹æÄ£FPGAϵͳ£¨Èç¶àоƬ¼¶Áª£©¾ÙÐÐ×ÊÔ´·ÖÅÉ¡¢¹¦ºÄƽºâÓë¿É¿¿ÐÔÉè¼Æ£¬£¬£¬£¬£¬£¬Ö§³ÖÍòÍòÃż¶ÒÔÉÏÖØ´óÂß¼­µÄÎȹÌÔËÐС£¡£¡£

3.2 ʵսÏîÄ¿ÖеÄÄÜÁ¦Ä¥Á¶

´ó·¢28¹úоÁªºÏ¸ßУ¡¢ÆóÒµ¹²½¨¡¸FPGAÁ¢ÒìʵÑéÊÒ¡¹£¬£¬£¬£¬£¬£¬¹¤³Ìʦ¿É¼ÓÈë¹ú¼Ò¼¶¿ÆÑÐÏîÄ¿£¨Èç¹ú¼Ò×ÔÈ»¿ÆÑ§»ù½ðÏîÄ¿¡¸»ùÓÚFPGAµÄ¿ÉÖØ¹¹ÅÌËã¼Ü¹¹Ñо¿¡¹£©»òÆóÒµ¼¶ÉÌÒµÏîÄ¿£¨ÈçÖÇÄܼÝÊ»Óò¿ØÖÆÆ÷FPGAÄ£¿£¿£¿ £¿é¿ª·¢£©£¬£¬£¬£¬£¬£¬ÔÚÕæÊµ³¡¾°ÖÐÄ¥Á¶¼¼ÊõÕûºÏÄÜÁ¦¡£¡£¡£ÀýÈ磬£¬£¬£¬£¬£¬Ä³ÍŶÓͨ¹ýÈÚºÏFPGA²¢ÐÐÅÌËãÓëÉî¶ÈѧϰËã·¨£¬£¬£¬£¬£¬£¬¿ª·¢³öÃæÏò¹¤ÒµÖʼìµÄȱÏݼì²âϵͳ£¬£¬£¬£¬£¬£¬¼ì²â¾«¶È´ï99.7%£¬£¬£¬£¬£¬£¬´¦Öóͷ£ËÙÂʽÏGPU¼Æ»®ÌáÉý40%£¬£¬£¬£¬£¬£¬ÒÑÀÖ³ÉÓ¦ÓÃÓÚÆû³µÁ㲿¼þÉú²úÏß¡£¡£¡£

3.3 Ö°Òµ¼ÛÖµ£ºËÜÔ츴ºÏÐͼ¼ÊõÈ˲űêÇ©

¾ß±¸¡¸ÈÚ´´¡¹ÄÜÁ¦µÄ¹¤³Ìʦ£¬£¬£¬£¬£¬£¬¼ÈÊǼ¼Êõר¼Ò£¬£¬£¬£¬£¬£¬Ò²ÊÇÁ¢ÒìÍÆ¶¯Õß¡£¡£¡£ËûÃÇÄܹ»Ö÷µ¼´ÓÐèÇóÆÊÎöµ½¼Æ»®Â䵨µÄÈ«Á÷³Ì£¬£¬£¬£¬£¬£¬³ÉΪÅþÁ¬¼¼ÊõÓëÓªÒµµÄ¡¸ÇÅÁºÐÍÈ˲𹡣¡£¡£ÔÚ´ó·¢28¹úо£¬£¬£¬£¬£¬£¬´ËÀàÈ˲ÅÍùÍù±»ÄÉÈ롸½¹µã¼¼ÊõÖ÷¸ÉÍýÏ롹£¬£¬£¬£¬£¬£¬»ñµÃÏîÄ¿¾öÒéȨ¡¢¼¼ÊõרÀûÊðÃûȨÓë¹ÉȨ¼¤ÀøµÈ¶àÖØ¼¤Àø¡£¡£¡£

Engineer in radar signal processing project
Multi-module system integration diagram
FPGA engineer in cross-domain innovation workshop

ËÄ¡¢¸³ÄÜ£ºË«¹ì²¢ÐÐÊͷżÛÖµ£¬£¬£¬£¬£¬£¬ÅþÁ¬¼¼ÊõÓëδÀ´

¡ª¡ª¼¼ÊõµÄ×îÖÕʹÃü£¬£¬£¬£¬£¬£¬ÊÇΪСÎÒ˽¼ÒÓëÐÐÒµ´´Á¢¿ÉÒ»Á¬¼ÛÖµ

¾­ÓÉ¡¸Öþ»ù-ÆÆ½ç-ÈÚ´´¡¹µÄϵͳ×÷Óý£¬£¬£¬£¬£¬£¬¹¤³Ìʦ½«½øÈ롸¼ÛÖµ¸³ÄÜ¡¹½×¶Î£¬£¬£¬£¬£¬£¬Í¨¹ý¾ÍÒµ¾ºÕùÁ¦ÌáÉýÓë¼¼ÊõЧ¹ûת»¯£¬£¬£¬£¬£¬£¬ÊµÏÖСÎÒ˽¼ÒÖ°Òµ¼ÛÖµÓëÐÐҵТ˳µÄË«ÖØÂ䵨¡£¡£¡£

4.1 ¾ÍÒµÈüµÀ£º¶Ô½ÓÆóÒµ¸ß¶ËÐèÇó

´ó·¢28¹úоÓ뻪Ϊ¡¢ÖÐÐË¡¢´ó½®¡¢º½Ìì¿Æ¼¼µÈÐÐÒµÁì¾üÆóÒµ½¨ÉèÈ˲ÅÏàÖúͨµÀ£¬£¬£¬£¬£¬£¬¶¨ÏòÔËË;߱¸¡¸½Ó¿Ú¼¼Êõ+½ø½×ÄÜÁ¦+ÈÚ´´Í·ÄÔ¡¹µÄ¸´ºÏÐÍFPGA¹¤³Ìʦ¡£¡£¡£ÆóÒµÐèÇóÊý¾ÝÏÔʾ£¬£¬£¬£¬£¬£¬´ËÀàÈ˲ÅÔÚ¸ÚλƥÅäÖУ¬£¬£¬£¬£¬£¬Æðн½ÏͨË×¹¤³Ìʦºá¿ç40%-60%£¬£¬£¬£¬£¬£¬ÇÒ¶àÈëÖ°½¹µãÑз¢²¿·Ö£¨È绪ΪÖÐÑëÑо¿Ôº¡¢ÖÐÐË5G»ùÕ¾Ñз¢²¿£©£¬£¬£¬£¬£¬£¬Ö°ÒµÌáÉýËÙÂÊÏÔÖø¼ÓËÙ¡£¡£¡£

4.2 ´óÈüÈüµÀ£ºÒÔÈü´Ùѧ£¬£¬£¬£¬£¬£¬ÕÃÏÔ¼¼ÊõӲʵÁ¦

ÃãÀø¹¤³Ìʦ½«¼¼ÊõЧ¹ûת»¯Îª¾ºÈü×÷Æ·£¬£¬£¬£¬£¬£¬¼ÓÈ롸ÌìÏ´óѧÉúµç×ÓÉè¼Æ¾ºÈü¡¹¡¸FPGAÁ¢ÒìÉè¼Æ´óÈü¡¹¡¸ÖйúÖÇÄÜÅÌËã´ó»á£¨CICC£©Ó²¼þ¼ÓËÙÈüµÀ¡¹µÈ¸ßˮƽÈüÊ¡£¡£¡£´ó·¢28¹úоÌṩ¾ºÈüµ¼Ê¦¡¢¿ª·¢°å¿¨£¨ÈçXilinx UltraScale+ϵÁУ©ÓëʵÑéÊÒ×ÊÔ´Ö§³Ö£¬£¬£¬£¬£¬£¬½üÄêÀ´ÒÑÖúÁ¦ÍŶÓÕ¶»ñ¹ú¼Ò¼¶½±Ïî12Ï£¬£¬£¬£¬£¬ÆäÖС¸»ùÓÚFPGAµÄʵʱͼÏñÈ¥Îíϵͳ¡¹¡¸¿ÉÖØ¹¹AI¼ÓËÙ¿¨¡¹µÈ×÷Æ·ÀÖ³ÉʵÏÖ¼¼ÊõЧ¹ûת»¯£¬£¬£¬£¬£¬£¬»ñµÃÆóҵͶ×Ê¡£¡£¡£

4.3 Ö°Òµ¼ÛÖµ£º´Ó¼¼Êõ»ýÀÛµ½¼ÛÖµ´´Á¢µÄ±Õ»·

¡¸¸³ÄÜ¡¹µÄ½¹µãÊÇÈü¼ÊõÄÜÁ¦±¬·¢¡¸¸´ÀûЧӦ¡¹¡£¡£¡£´ó·¢28¹úо¹¤³Ìʦ°¸ÀýÏÔʾ£ºÒ»Î»´Ó¡¸Öþ»ù¡¹½×¶ÎÉú³¤ÆðÀ´µÄ¼¼ÊõÖ÷¸É£¬£¬£¬£¬£¬£¬3ÄêÄÚÖ÷µ¼Íê³É3¸öÆóÒµ¼¶ÏîÄ¿£¬£¬£¬£¬£¬£¬ÉêÇë·¢Ã÷רÀû5Ï£¬£¬£¬£¬£¬Æä¼ÓÈ뿪·¢µÄ¡¸µÍ¹¦ºÄFPGAͨѶÄ£¿£¿£¿ £¿é¡¹ÒÑÅúÁ¿Ó¦ÓÃÓÚÐÂÄÜÔ´Æû³µBMSϵͳ£¬£¬£¬£¬£¬£¬ÄêÏúÊ۶2ÒÚÔª¡ª¡ªÕâÕýÊǼ¼Êõ¼ÛÖµ´Ó¡¸Ð¡ÎÒ˽¼ÒÄÜÁ¦¡¹µ½¡¸ÐÐҵТ˳¡¹µÄÉú¶¯ÌåÏÖ¡£¡£¡£

½áÓÓë´ó·¢28¹úоÙÉÐУ¬£¬£¬£¬£¬£¬¹²ÖþFPGA¹¤³ÌʦµÄÆÆ½ç֮·

´Ó»ù´¡½Ó¿ÚµÄ¾«×¼Õƿأ¬£¬£¬£¬£¬£¬µ½½ø½×¼¼ÊõµÄ±ÚÀÝÍ»ÆÆ£»£»£»£»£»´Ó¿çÓò¼¼ÊõµÄÈÚºÏÁ¢Ò죬£¬£¬£¬£¬£¬µ½Ö°Òµ¼ÛÖµµÄÖÜÈ«ÊÍ·Å£¬£¬£¬£¬£¬£¬¡¸FPGA¹¤³ÌÊ¦ÆÆ½ç֮·¡¹²»µ«ÊÇÒ»Ìõ¼¼ÊõÉú³¤Â·¾¶£¬£¬£¬£¬£¬£¬¸üÊÇÒ»³¡¹ØÓÚÈȰ®¡¢Í»ÆÆÓë¼ÛÖµ´´Á¢µÄÐÞÐС£¡£¡£

´ó·¢28¹úоÒÔ¡¸¼¼ÊõÁ¢Æó£¬£¬£¬£¬£¬£¬È˲ÅΪ±¾¡¹ÎªÀíÄ£¬£¬£¬£¬£¬ÎªÃ¿Ò»Î»ÐÄ»³ÃÎÏëµÄFPGA¹¤³ÌʦÌṩ¡¸ÏîĿʵս+¼¼ÊõÅàѵ+Ö°ÒµÍýÏ롹µÄÈ«ÖÜÆÚÖ§³Ö¡£¡£¡£ÎÒÃǼáÐÅ£¬£¬£¬£¬£¬£¬µ±¼¼ÊõÉî¸ûÓëÖ°Òµ¼ÛֵͬƵ¹²Õñ£¬£¬£¬£¬£¬£¬Ã¿Ò»Î»¹¤³Ìʦ¶¼ÄÜÔÚFPGAµÄÁÉÀ«ÌìµØÖУ¬£¬£¬£¬£¬£¬ÆÆ½ç¶øÐУ¬£¬£¬£¬£¬£¬³É¼¨×¿Ô½£¡

¼ÓÈë´ó·¢28¹úо£¬£¬£¬£¬£¬£¬ÈÃÄãµÄ¼¼ÊõÄÜÁ¦£¬£¬£¬£¬£¬£¬³ÉΪÇý¶¯Î´À´µÄ½¹µãʵÁ¦£¡

±¾Îļ¼Êõ¿ò¼Ü»ùÓÚ´ó·¢28¹úоFPGA¹¤³Ìʦ×÷Óýϵͳ£¬£¬£¬£¬£¬£¬×ªÔØÇë×¢Ã÷À´ÓÉ¡£¡£¡£

´ó·¢28¡¤(ÖйúÓÎ)¹Ù·½ÍøÕ¾
¡¾ÍøÕ¾µØÍ¼¡¿¡¾sitemap¡¿